Abstract: This paper concerns the FPGA implementation of a time-domain stepped frequency method, which is suitable for Ground Penetrating Radar implementation. It describes the block of the algorithm from implementation point of view. The conclusion gives information about the real-time constraints, and the device utilization for the particular reconfigurable processor.
Introduction and problem formulation.
The contemporary reconfigurable hardware reveals great opportunities for rapid prototyping for various signal-processing systems. It provides flexibility of implementation and easy adjustment of the chosen algorithm. These unique features of the contemporary reconfigurable technologies make them promising candidates for mapping GPR signalprocessing algorithms on real-time hardware systems, such as the one considered in this paper [1] . On the other hand, the reconfigurable hardware is not "magic". It also has some limitations. The most serious of them are: limited number of logical cells, maximum working frequency, maximum execution time of the algorithm etc. In [1] , a Stepped-Frequency Processing in Low-frequency GPR was considered. In the design of GPR algorithms, the authors used the stepped-frequency approach, intended for SAR applications. This approach makes it possible to obtain good-range resolution images, with a traditional narrow-band transmitter-receiver digital system. The method employs transmission of a burst of narrowband LFM pulses with frequency bands separated by a fixed step. More specifically [1] , the purpose of investigation was to test what maximal frequency bandwidth of a wideband signal could be reconstructed using a traditional narrowband transmit-receiver digital system composed of commercial devices for signal processing. The authors presented new modifications of the two stepped-frequency algorithms, in the time and in the frequency domain, for implementation in GPR. With this aim in mind, they used the Monte Carlo simulation method for parameter optimization of the stepped-frequency processing, taking into consideration the limitation parameters of SP AD6624 and AD6624A devices. Comparison analysis of these synthetic range profiles showed that the two stepped-frequency processing methods were of equivalent quality. However, it could be seen that the time-domain method was more appropriate because it produced the synthetic range profile with lower noise [1] . This paper describes an implementation of this time-domain method on hardware reconfigurable platform, based on VIRTEX II Pro technology [5], XUPV2P ( fig.1) . A block diagram of the algorithm suitable for a reconfigurable hardware implementation is presented. All computational kernels from the algorithm are designed as separate hardware blocks, and verified individually and stacked together. The frequency stepped chirp GPR algorithm operating at range from 4.6 MHz to 38.2 MHz, with sampling frequency at baseband -f S =2.5 MHz, generating a synthetic range profile with a resolution of 1-2 m by transmitting 14 narrowband chirps is implemented through VHDL and IP Cores [6].
Describing of the implementation.
A block diagram of the receiver was made considering the described stepped frequency algorithm in the time domain [1] . It consists of: down converter; interpolator; phase correction; frequency shifter; buffer for constructing the whole signal; correlator; envelope detection, normalization and image storing. The block diagram of the receiver is shown in figure 2 . 
The frequency shifting is performed by [1] 
is the signal after the quadrature demodulation. Next a buffer for signal reconstruction (coherent summing) follows. It consists of standard storage buffer based on memory block core [6] . Considering the signal processing principles the correlator consists of multiplication between received and transmitted signal in the frequency domain. Therefore we put two 64-point FFT transforms, each for the received signal and for the transmitted signal. Next an IFFT is needed to come back in the time domain ( fig.2) . 
Simulation results
The simulation results are obtained via Modelsim simulator [8] . A VHDL code was written, and studied trough Modelsim simulator. After the performed simulation, the constraints for real time imaging were defined. The correlation is performed for 108 µs. The total synthesis estimation parameters are: number of slices = 8937; BRAM = 30; Mult18x18 = 62. After the simulation performing the real time constraints were approximately found 400 µs. According to the synthesis report, the usage of the processor was almost 75%. 
